A 78mW 11.8Gb/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32nm CMOS.

ISSCC(2010)

引用 101|浏览75
暂无评分
摘要
An 11.8 Gb/s transceiver with 3-tap FIR TX and adaptively equalized RXis implemented in a 32 nm CMOS process. The RX features a continuous-time LE with AGC, a 4-tap DFE and baud-rate timing recovery. The transceiver achieves a BER<2 × 10-15 with PRBS23 over a 24" PCB trace with 25 dB loss at 5.9 GHz. The TX/RX lane occupies 0.155 mm2 and consumes 78 mW from a 0.95 V supply when operating at 11.8 Gb/s.
更多
查看译文
关键词
cmos integrated circuits,synchronisation,transceivers,adaptive signal processing,automatic gain control,jitter,adaptive equalizer,cmos,bit error rate,fir filters
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要