A New Parallel Architecture for Low Power Linear Feedback Shift Registers.
Circuits and Systems, 2004 ISCAS '04 Proceedings of the 2004 International Symposium（2004）
摘要
Low power dissipation is very critical in today's electronic designs. Components which are widely used in design, such as sequence generators like linear feedback shift registers (LFSR), should consume as little power as possible. Two recent works on parallel architecture of LFSR, one by M. Lowy and another by M. E. Hamid and C. I. H. Chen, have reduced dynamic power consumption significantly compared to. the conventional architecture and showed the way to generate multiple outputs. In this paper we propose design improvements on these parallel architectures. The proposed method reduces dynamic power dissipation significantly, simplifies design process for single and multiple output generation, and eliminates the need of some hardware.
更多查看译文
关键词
circuit feedback,digital circuits,flip-flops,logic design,low-power electronics,parallel architectures,power consumption,sequential circuits,shift registers,dynamic power consumption,dynamic power dissipation,electronic designs,hardware,low power dissipation,low power linear feedback shift registers,parallel architecture,sequence generators
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要