QPACE: power-efficient parallel architecture based on IBM PowerXCell 8i

H. Baier, H. Boettiger, M. Drochner,N. Eicker,U. Fischer,Z. Fodor,A. Frommer,C. Gomez, G. Goldrian,S. Heybrock, D. Hierl, M. Hüsken, T. Huth, B. Krill, J. Lauritsen,T. Lippert,T. Maurer, B. Mendl,N. Meyer, A. Nobile, I. Ouda,M. Pivanti,D. Pleiter, M. Ries, A. Schäfer,H. Schick,F. Schifano, H. Simma, S. Solbrig, T. Streuer, K.-H. Sulanke,R. Tripiccione, J.-S. Vogt, T. Wettig,F. Winter

Computer Science - R&D(2010)

引用 22|浏览59
暂无评分
摘要
QPACE is a novel massively parallel architecture optimized for lattice QCD simulations. Each node comprises an IBM PowerXCell 8i processor. The nodes are interconnected by a custom 3-dimensional torus network implemented on an FPGA. The architecture was systematically optimized with respect to power consumption. This put QPACE in the number one spot on the Green500 List published in November 2009. In this paper we give an overview of the architecture and highlight the steps taken to improve power efficiency.
更多
查看译文
关键词
Parallel architectures,Special-purpose and application-based systems
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要