A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling

Solid-State Circuits, IEEE Journal of(2002)

引用 301|浏览64
暂无评分
摘要
A PowerPC system-on-a-chip processor which makes use of dynamic voltage scaling and on-the-fly frequency scaling to adapt to the dynamically changing performance demands and power consumption constraints of high-content, battery powered applications is described. The PowerPC core and caches achieve frequencies as high as 380 MHz at a supply of 1.8 V and active power consumption as low as 53 mW at a supply of 1.0 V. The system executes up to 500 MIPS and can achieve standby power as low as 54 μW. Logic supply changes as fast as 10 mV/μs are supported. A low-voltage PLL supplied by an on-chip regulator, which isolates the clock generator from the variable logic supply, allows the SOC to operate continuously while the logic supply voltage is modified. Hardware accelerators for speech recognition, instruction-stream decompression and cryptography are included in the SOC. The SOC occupies 36 mm2 in a 0.18 μm, 1.8 V nominal supply, bulk CMOS process.
更多
查看译文
关键词
CMOS digital integrated circuits,VLSI,cryptography,data compression,high-speed integrated circuits,low-power electronics,microprocessor chips,speech recognition,system-on-chip,0.18 micron,1 to 1.8 V,152 to 380 MHz,32 bit,500 MIPS,53 to 500 mW,54 muW,PowerPC SoC processor,PowerPC core,battery powered applications,bulk CMOS process,caches,clock generator isolation,cryptography,dynamic frequency scaling,dynamic voltage scaling,hardware accelerators,instruction-stream decompression,logic supply voltage,low-voltage PILL,on-chip regulator,on-the-fly frequency scaling,power consumption constraints,speech recognition,system-on-a-chip processor
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要