谷歌浏览器插件
订阅小程序
在清言上使用

Graph based fault model definition for bus testing.

VLSI-SOC(2013)

引用 2|浏览8
暂无评分
摘要
In this paper we present a new fault model for testing standard On-Chip buses using a graph model. This method will be optimized for speed of testing. Using AMBA-AHB as the experimental result, the proposed fault model shows efficiency in comparison with corresponding stuck-at fault testing.
更多
查看译文
关键词
graph theory,system on chip
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要