A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance.

IEEE Journal of Solid-State Circuits(2019)

引用 11|浏览143
暂无评分
摘要
This paper demonstrates a signal analysis systemon-chip (SoC) consisting of a general-purpose RISC-V core with vector extensions and a fixed-function signal-processing accelerator. Both the application core and the accelerators are design instances produced through an agile design-space exploration process by generators that allow for a wide range of parameter configurations. The signal processing...
更多
查看译文
关键词
Generators,Hardware,Hardware design languages,Signal analysis,Tools,FinFETs
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要