Study and Improvement of Electrical Performance of 130 Nm Cu/CVD Low K SiOCH Interconnect Related to Via Etch Process
Microelectronics Journal(2003)
摘要
130 nm technology uses Cu/low k dielectrics integration for the back-end-of-line (BEOL) process. The motivation of this work was to assess and improve the electrical yields of dense via chains through the study of effects of via etch process splits. We also demonstrate successful wafer fabrication of two Cu-level interconnects with chemical vapor deposited (CVD) low k SiOCH material using dual damascene architecture processed on 200 mm wafers. As a result, we achieved excellent wafer level electrical yields for both dense via chains and metal bridging-continuity structures of the BEOL interconnections.
更多查看译文
关键词
yield improvement,back-end-of-line process integration,copper interconnects,low-k dielectrics,failure analysis
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要