Eliminating Back-Gate Bias Effects in a Novel SOI High-Voltage Device Structure

IEEE Transactions on Electron Devices(2009)

引用 8|浏览13
暂无评分
摘要
A novel silicon-on-insulator (SOI) high-voltage device structure and its eliminating back-gate bias effects are presented. The structure is characterized by a compound buried layer (CBL) made of two oxide layers and a polysilicon layer between them. At the high-voltage blocking state, holes collected on the polysilicon bottom interface shield the SOI layer and the upper buried oxide (UBO) layer fr...
更多
查看译文
关键词
Electric breakdown,Silicon on insulator technology,Silicon,Electric potential,Data mining,Probability density function,Substrates
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要