Ultra-Thin Body and Buried Oxide (UTBB) FDSOI Technology with Low Variability and Power Management Capability for 22 Nm Node and Below.
Journal of low power electronics(2012)
摘要
In this paper, we present the comparison of Silicon on Insulator (SOI) Ultra-Thin Body and Buried Oxide (UTBB) substrates with two different back planes (BP) designed to address Low Leakage (LL) and High Speed (HS) Static Random-Access Memory (SRAM) bitcells. The power management capability is analyzed for both n-and p-type BP. We demonstrate that the back biasing does not induce any degradation of the VT variability (maintained at A(VT) = 1.4 mV.mu m)on each BP and enables improving the ISAT/IOFF characteristics. This excellent variability is transferred in SRAM Noise Margin (SNM) in read mode where low minimum operating supply voltages (VMIN) below 0.6 V are demonstrated. Thanks to the back biasing, it is possible to achieve 26% bitcell read current (ICELL) improvement with 6% standby leakage current (ISB) reduction when the substrate voltage (VB) is equal to 0.9 V (on a p-type BP). Finally, due to low sigma(SNM) and large mu(SNM) changes with VB, the SNM/sigma(SNM) ratio (and thus VMIN) can be optimized, up to a factor of 30% and 68% when VB = -0.9 V, respectively for p-and n-type BP.
更多查看译文
关键词
FDSOI,Threshold Voltage Variability,6T-SRAMs,Static Noise Margin
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要