An On-Sensor Bit-Serial Column-Parallel Processing Architecture for High-Speed Discrete Fourier Transform.

T. Eki, S. Kawahito,Y. Tadokoro

IEEE Transactions on Circuits and Systems II: Express Briefs(2006)

引用 3|浏览1
暂无评分
摘要
This brief presents a discrete Fourier transform (DFT) processor based on a bit-serial column-parallel processing architecture suitable for integrating it on CMOS image sensors. Using a column-parallel A/D converter (ADC) array, column-line sensor outputs of the two-dimensional image array are digitized. The ADC outputs are sliced to one bit and are given to the bit-serial column-parallel DFT proc...
更多
查看译文
关键词
Discrete Fourier transforms,Sensor arrays,Image sensors,Hardware,Parallel processing,Circuits,CMOS image sensors,Arithmetic,Pixel,Frequency estimation
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要