A fast process variation and pattern fidelity aware mask optimization algorithm

ICCAD(2014)

引用 23|浏览24
暂无评分
摘要
With the continuous shrinking of minimum feature sizes beyond current 193nm wavelength for optical micro lithography, the electronic industry relies on Resolution Enhancement Techniques (RETs) to improve pattern transfer fidelity. However, the lithographic process is susceptible to dose and focus variations that will eventually cause lithographic yield degradation. In this paper, a new algorithm is proposed to minimize the Edge Placement Error (EPE) and the process variability of the printed image. The algorithm is also adapted to reduce the computational time using a novel approach through minimizing the number of convolutions during lithography simulation time. Experimental results show that the proposed algorithm results in less average cost than the top three teams of ICCAD 2013 contest on the public benchmarks.
更多
查看译文
关键词
epe,optimisation,integrated circuit manufacture,photolithography,mask optimization algorithm,edge placement error,pattern fidelity aware,masks,lithography simulation time,fast process variation,cybersecurity,kernel,layout,semiconductor device modeling,optical imaging,adaptive optics,resists,cyberattack,smart home,optimization
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要