A Low-Jitter Added Sscg With Seamless Phase Selection And Fast Afc For 3(Rd) Generation Serial-Ata

PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE(2006)

引用 13|浏览1
暂无评分
摘要
A low-jitter added 3GHz spread-spectrum clock generator (SSCG) with seanless phase selection and a fast automatic frequency calibration (AFC) was implemented in 90nm CMOS process. The proposed SSCG takes full advantage of mufti-phase switching with increased sigma-delta operation speed. Large frequency shift and low jitter addition is obtained without extra phase management logic. A new AFC is also proposed for multi-band LC-VCO used in the SSCG. A fast and high resolution frequency calibration is done with direct counting of high frequency VCO clock. The experimental result shows that only 2.7ps peak-to-peak jitter is added by spread-spectrum clocking (SSC) and 400ns of unit frequency comparison time is achieved in AFC process.
更多
查看译文
关键词
cmos integrated circuits,high resolution,high frequency,spread spectrum
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要