Design of 3D FFTs with FPGA clusters

HPEC(2014)

引用 28|浏览35
暂无评分
摘要
The three dimensional Fast Fourier Transform (3D FFT) is widely applied in various scientific applications. Distributed 3D FFTs require global communication: this becomes a serious concern when strong scaling is required as in long timescale molecular dynamics simulations. In this paper, we propose a parameterized 3D FFT design that targets at a 3D-torus FPGA-based network of various sizes. Characteristics include direct FPGA-FPGA communication links, support for various internal switch designs, and use of table-based routing which saves chip area and routing cycles. We find that even assuming extremely conservative parameters, we are able to run the 163 FFT in 3.9μs, 323 FFT in 5.46μs, 643 FFT in 9.52μs, and 1283 FFT in 25.72μs. These results indicate that clusters based on commodity FPGAs are likely to be appropriate when strong scaling is needed in applications limited by the 3D FFT.
更多
查看译文
关键词
fpga cluster,3d fft,fast fourier transform,three dimensional fft,table-based routing,logic design,internal switch design,fpga,distributed 3d fft,low-latency communication,3d-torus fpga-based network,routing cycle,field programmable gate arrays,high performance computing,direct fpga-fpga communication link,chip area,fast fourier transforms
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要