5.2 Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 microprocessor.

Zeynep Toprak Deniz,Michael A. Sperling,John F. Bulzacchelli,Gregory S. Still, Ryan Kruse, Seongwon Kim, David Boerstler, Tilman Gloekler, Raphael Robertazzi, Kevin Stawiasz, Tim Diemoz, George English, David Hui, Paul Muench, Joshua Friedrich

Solid-State Circuits Conference Digest of Technical Papers(2014)

引用 143|浏览4
暂无评分
摘要
Integrated voltage regulator modules (iVRMs) [1] provide a cost-effective path to realizing per-core dynamic voltage and frequency scaling (DVFS), which can be used to optimize the performance of a power-constrained multi-core processor. This paper presents an iVRM system developed for the POWER8™ microprocessor, which functions as a very fast, accurate low-dropout regulator (LDO), with 90.5% peak power efficiency (only 3.1% worse than an ideal LDO). At low output voltages, efficiency is reduced but still sufficient to realize beneficial energy savings with DVFS. Each iVRM features a bypass mode so that some of the cores can be operated at maximum performance with no regulator loss. With the iVRM area including the input decoupling capacitance (DCAP) (but not the output DCAP inherent to the cores), the iVRMs achieve a power density of 34.5W/mm2, which exceeds that of inductor-based or SC converters by at least 3.4× [2].
更多
查看译文
关键词
microprocessor chips,voltage regulators,DCAP,LDO,POWER8 microprocessor,SC converter,cost-effective path,digitally controlled microregulators,distributed system,iVRM system,inductor-based converters,input decoupling capacitance,integrated voltage regulator modules,low-dropout regulator,output DCAP,per-core DVFS,per-core dynamic voltage and frequency scaling,power density,power-constrained multicore processor,regulator loss
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要