A 2W, 92% efficiency and 0.01% THD+N class-D audio power amplifier for mobile applications, based on the novel SCOM architecture

Soohyoung Lee,Jaeyoung Shin,Hoyoung Lee,Hojin Park, K L Lund,Kirsten Vang Nielsen,Jaewhui Kim

CICC（2004）

引用 28|浏览3

暂无评分

摘要

This paper presents a high power efficient class-D audio power amplifier. The proposed class-D amplifier adopts the synchronized controlled oscillation modulator (SCOM), which is suitable for mobile applications. The THD+N at half the maximum output power is below 0.01% and the efficiency is better than 92% in an 8 Ω speaker load. The one-chip integrated circuit is implemented in a 0.35 μm CMOS technology, with a supply voltage range of 1.6 V-3.6 V. it occupies a chip area of 1.2×1.2 mm2 and dissipates only 1.3 mA at idle.

查看译文

关键词

cmos integrated circuits,audio-frequency amplifiers,low-power electronics,modulators,power amplifiers,0.35 micron,1.2 mm,1.3 ma,1.6 to 3.6 v,2 w,8 ohm,92 percent,cmos,scom architecture,class-d audio power amplifier,high power efficient amplifier,low idle power consumption,mobile applications,synchronized controlled oscillation modulator,chip,integrated circuit,low power electronics,oscillations,power amplifier

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要