Ultra-Thin SOI CMOS Using Laser Spike Anneal
Hsinchu(2006)
摘要
We have investigated the impact of laser spike anneal (LSA) on the performance of ultra-thin SOI MOSFETs. LSA was found to significantly reduce the parasitic external resistance in UTSOI devices. Reduced external resistance in conjunction with improved gate activation resulted in a substantial improvement in nFET performance. A conventional spike RTA followed by LSA at 1300C enhances nFET drive current, ION, by 20% and the effective drive current, IOFF, by 30% (at IOFF equiv 1 muA/mum). The RTA+LSA approach was found to have a smaller impact on pFET performance. This is attributed to boron loss due to segregation into the buried oxide (BOX) during the RTA. The RTA+LSA process also resulted in improved AC performance (~ 10% improvement in ring oscillator stage delay at fixed leakage current) compared to an RTA-only process. We have found that an LSA-only process significantly suppresses boron segregation and increases dopant activation, resulting in a 50% reduction in the p-type sheet resistance when compared to a conventional high temperature RTA-only process. The introduction of LSA provides a path for high performance UTSOI CMOS
更多查看译文
关键词
mosfet,boron,high-temperature electronics,laser beam annealing,rapid thermal annealing,silicon-on-insulator,1300 c,ac performance,rta,boron loss,boron segregation,buried oxide,dopant activation,effective drive current,gate activation,laser spike anneal,parasitic external resistance,sheet resistance,ultra thin soi cmos,leakage current,ring oscillator,contact resistance,semiconductor lasers,threshold voltage,annealing,silicon on insulator
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要