A Phase Locked Loop Used As A Digitally-Controlled Oscillator For Flexible Frequency Synthesis

Wireless and Microwave Technology Conference(2015)

引用 1|浏览5
暂无评分
摘要
An all-digital phase locked loop (ADPLL) that uses a second fractional-N PLL as its digitally-controlled oscillator (DCO) has been studied, prototyped and tested. This technique allows for an effective implementation of a low-bandwidth ADPLL, exploiting the benefits of a digital implementation while avoiding the complexity of designing a DCO and a Time-to-digital converter (TDC). The reuse of a PLL as a DCO provides for easy interfacing, high linearity, zero drift and very high frequency resolution. An overview of the theory, technique, limitations, applications, and results are presented in this paper.
更多
查看译文
关键词
All-digital phase locked loop (ADPLL),Digitally-controlled oscillator (DCO),Sigma-Delta modulation (SDM)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要