Defect avoidance in programmable devices

IET Computers & Digital Techniques(2015)

引用 0|浏览2
暂无评分
摘要
Programmable logic devices permit a new way to practice yield improvement: redundancy at configuration time. By doing so, the authors avoid the overheads of traditional redundancy: explicit spares, replacement logic and on-chip non-volatile memory. This presentation describes a method for avoiding defects that also does not require a unique place-and-route for each fielded chip. Formal analysis and experimental results show the feasibility of the method for standard, unmodified field-programmable gate arrays.
更多
查看译文
关键词
field programmable gate arrays,microprocessor chips,random-access storage,configuration time,defect avoidance,explicit spares,on-chip nonvolatile memory,programmable logic devices,redundancy overhead avoidance,replacement logic,unmodified field-programmable gate arrays
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要