Process Development and Optimization for 3 $\mu \text{m}$ High Aspect Ratio Via-Middle Through-Silicon Vias at Wafer Level
IEEE Transactions on Semiconductor Manufacturing(2015)
摘要
This paper presents challenges encountered in the fabrication of high aspect ratio (AR) via middle, through-silicon vias (TSVs), of 3 μm top entrant critical dimension and 50 μm depth. Higher AR TSV integration is explored due to the lower stress and copper pumping influence of TSVs observed in adjacent CMOS devices. The key process improvements demonstrated in this paper include 3 μm TSV etch, di...
更多查看译文
关键词
Resists,Through-silicon vias,Etching,Stress,Dielectrics,Plating,Copper
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要