A 1V fractional-N PLL with nonlinearity-insensitive modulator

2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)(2015)

引用 0|浏览14
暂无评分
摘要
A 1V fractional-N PLL is proposed in 40nm technology. With modified VCO, it can be operated under 1V supply with wide tuning range and low supply sensitivity. Besides, conventional 3rd MASH SDM is sensitive to nonlinearity caused by analog path, generating in-band fractional spur that cannot be filtered by PLL loop. In order to lower the sensitivity to nonlinearity, a new type of modulator is proposed. Theorem derivation and simulation results show that this modulator is insensitive to 2nd-5th order nonlinearity. The measured in-band worst-case fractional and reference spur are -64.5dBc and -81dBc, respectively. The RMS jitter is 3.91ps under 5.85mW power consumption.
更多
查看译文
关键词
Fractional-N PLL,Fractional Spur,Linearity,Sigma Delta Modulator
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要