A Reconfigurable Computing Board For High Performance Processing In Space

2004 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-6(2004)

引用 0|浏览1
暂无评分
摘要
There is a tremendous need for space-qualified high-performance processing hardware. This need is being driven by increased sensor data rates in systems with limited downlink capacity, and a desire for autonomous operation. Traditional processing elements such as ASICs and sequential processors are less than ideal for highperformance processing. SRAM-based FPGAs offer the highest processing performance available in a flexible, reprogrammable, and low risk space-qualified device. However, use of SRAM-based FPGAs in space applications can also be challenging.This paper discusses the design of FPGA-based ReConfigurable Computing (RCC) hardware for space. It discusses the processing capability of the given architecture, and gives performance metrics for typical applications. Radiation effect mitigation techniques are discussed, and upset rates are given for different levels of mitigation. Finally, the development cycle for typical applications is addressed, including an overview of the tools that are available to implement processing algorithms and upset mitigation techniques.
更多
查看译文
关键词
capacitive sensors,process capability,field programmable gate arrays,asic,downlink,reconfigurable computing,hardware,high performance computing,laser radar
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要