A 2ghz 244fs-Resolution 1.2ps-Peak-Inl Edge-Interpolator-Based Digital-To-Time Converter In 28nm Cmos
IEEE Journal of Solid-State Circuits(2016)
摘要
This paper presents a 2 GHz digital-to-time converter (DTC) with 244 fs time resolution. The DTC consists of a multi-modulus divider (MMD) and a phase interpolator (PI) as coarse and fine tuning blocks, respectively. Control logic is implemented to prevent shoot-through current during the interpolation process in order to linearize the PI. The measured DTC's peak integral nonlinearity (INL) is 1.2...
更多查看译文
关键词
Tuning,Interpolation,Delays,Linearity,Signal resolution,Computer architecture,Jitter
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要