Tier Degradation of Monolithic 3-D ICs: A Power Performance Study at Different Technology Nodes.

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(2017)

引用 15|浏览46
暂无评分
摘要
Monolithic 3-D ICs (M3-D ICs) offer extremely high vertical interconnection density, significantly improving the power-performance envelope when compared to conventional 2-D ICs. However, process limitations lead to one tier having either degraded transistors or interconnects. This paper models the amount of degradation that can be expected at current and future nodes (45, 22, and 10 nm), develops...
更多
查看译文
关键词
Degradation,Transistors,Copper,Conductivity,Three-dimensional displays,Integrated circuit interconnections
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要