Generic system-level modeling and optimization for beyond CMOS device applications

Victor Huang
Victor Huang

ISQED, pp. 196-200, 2018.

Cited by: 0|Bibtex|Views3
EI
Other Links: dblp.uni-trier.de|academic.microsoft.com

Abstract:

In this work, a fast, generic system-level design and optimization methodology is presented for futuristic devices. This work evaluates GaN Heterojunction TFET, WTe 2 Two-dimensional heterojunction interlayer TFET (ThinTFET), and WTe 2 Transition Metal Dichalcogenide TFET (TMD TFET) in terms of performance and energy-delay product (EDP)...More

Code:

Data:

Your rating :
0

 

Tags
Comments