A Calibration-Free 0.7-V 13-bit 10-MS/s Full-Analog SAR ADC with Continuous-Time Feedforward Cascaded (CTFC) Op-Amps

2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)(2018)

引用 2|浏览5
暂无评分
摘要
A calibration-free 13-bit 10-MS/s full-analog SAR ADC integrates the functions of comparator, SAR logic, and DAC switches into multiple inverter-based regenerative amplifiers (IRAs) to have a double timing budget for settling and relax the bandwidth requirement of analog circuits compared to the conventional SAR ADC. The continuous-time feedforward cascaded (CTFC) Op-amps are proposed to enhance the residue SNR using open-loop low gain-bandwidth amplifiers instead of closed-loop high-precision amplifiers. The prototype in 40nm CMOS occupies 0.013 mm 2 and achieves 67.6 dB SNDR 77.2 dB SFDR 3.2 fJ/conv.-step FoMw, and 176.6 dB FoMs without any calibration.
更多
查看译文
关键词
SAR ADC,high-resolution,calibration-free,full-analog,continuous-time,feedforward cascaded,stability
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要