Design of Programmable 14GHz Frequency Divider for RF PLL

Hoyong Kang, Sang-Hoon Chai

Journal of the Institute of Electronics Engineers of Korea(2011)

引用 22|浏览5
暂无评分
摘要
This paper describes design of a programmable frequency synthesizer for RF PLL with silicon CMOS technology being used as an application of the UWB system like MBOA. To get good performance of speed and noise super dynamic circuits was used, and to get programmable division ratio switching circuits was used. Especially to solve narrow bandwidth problem of the dynamic circuits load resistance value of unit divider block was varied. Simulation results of the designed circuit shows very fast and wide operation characteristics as 1~14GHz frequency range.
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要