Low-cost single event double-upset tolerant latch design

Electronics Letters(2018)

引用 31|浏览6
暂无评分
摘要
This Letter proposes a low-cost, single event double-upset tolerant latch which utilises interlocked nodes to keep data, clock gating (CG) in Muller C-element (MCE) to turn off the storage cell, a three-input MCE to block the soft error from the storage cell and a weak keeper to prevent high impedance state. The storage cell in the proposed latch has better reliability than the conventional triple...
更多
查看译文
关键词
flip-flops,logic design,radiation hardening (electronics)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要