Study of Counter-Pulse (CP) Programming Method to Improve the Vt Distribution for 3D Charge-Trapping NAND Flash Devices

Yung-Chun Lee
Yung-Chun Lee
Ping-Hsien Lin
Ping-Hsien Lin
Keh-Chung Wang
Keh-Chung Wang

international memory workshop, 2018.

Cited by: 0|Bibtex|Views12|

Abstract:

The charge-trapping devices used in 3D NAND Flash often possess certain fast initial charge loss behaviors, leading to degraded programming distributions. A possible design method to improve the programming distribution is to insert an additional programming phase named as counter-pulse (CP), which is applied immediately after +FN program...More

Code:

Data:

Your rating :
0

 

Tags
Comments