Grain Boundary Trap-Induced Current Transient in a 3-D NAND Flash Cell String

IEEE Transactions on Electron Devices(2019)

引用 10|浏览60
暂无评分
摘要
Transient cell current caused by the trapping/detrapping of grain boundary traps in the polycrystalline silicon (poly-Si) channel of a 3-D NAND cell string is comprehensively studied in this paper. This transient has a time constant of $10~\mu \text{s}$ or longer and is strongly dependent on the bias history. It is also affected by the trap distribution as revealed by TCAD simulations. Sensing offset between program verify and read results in “pseudo” charge loss/gain that reduces the sensing margin. The posttreatment of the poly-Si channel is suggested to mitigate this effect.
更多
查看译文
关键词
Transient analysis,Logic gates,Electron traps,Silicon,Sensors,Grain boundaries,Steady-state
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要