谷歌浏览器插件
订阅小程序
在清言上使用

An FPGA-Based Digital Real-Time Simulator for Hardware-in-the-Loop Testing of Traveling-Wave Relays

IEEE transactions on power delivery(2020)

引用 10|浏览16
暂无评分
摘要
This paper presents an FPGA-based Digital Real-Time Simulator (DRTS) platform for Traveling-Wave Relay Testing (TWRT). Traveling-Wave Relays (TWRs) have relatively high sampling rate, as compared to traditional relays, and operate based on the high-frequency response of the power system. Therefore, performing Hardware-In-the-Loop (HIL) tests for a TWR requires i) high resolution, i.e., small simulation time-step and ii) accurate transmission line model to ensure proper replication of traveling waves subsequent to faults. These requirements introduce challenges for DRTS platforms. The envisioned platform in this work comprises an FPGA-based DRTS hosted by a CPU-based platform where the small time-step calculations are conducted by the former. A new state-space realization of the Frequency-Dependent Phase-Domain (FDPD) line model is introduced which enables a fixed hardware design, capable of accommodating its real and imaginary poles. The adopted solution approach enables the parallel solution of the FDPD model and network equations to maximize parallelism and facilitates the use of small time-steps. Performance and accuracy of the proposed DRTS are evaluated and verified against off-line simulation results. The platform is employed for closed-loop HIL testing of a commercial TWR and the results are reported.
更多
查看译文
关键词
Task analysis,Mathematical model,Computational modeling,Relays,Transmission line matrix methods,Parallel processing,Testing,Traveling-Wave Relay Testing,FPGA,DRTS,Frequency-Dependent Phase-Domain
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要