A 16-bit Pressure Sensing Interface Integrating a 460 fJ/conv Incremental Sigma Delta ADC for Medical Devices

2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)(2020)

引用 0|浏览2
暂无评分
摘要
This work presents an incremental 2nd-order sigma delta using a single operational transconductance amplifier. This design provides a good trade-off between time conversion, high bit resolution, power consumption and area utilization for a pressure sensing reading interface. The modulator, designed in 180 nm CMOS technology, has been optimized for low area utilization, occupying only 0.058 mm 2 . Post-layout simulations were performed showing a resolution of 150 μV while consuming 120 μW and 460 fJ/conv. The system has a resolution of 16 bits, a bandwidth of 2 kHz, an oversampling ratio of 512 and a sampling frequency of 2 MHz.
更多
查看译文
关键词
CMOS,Incremental analog-to-digital converter (IADC),sigma delta modulation,low-power,low-area
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要