System level modeling of supply noise induced jitter for high speed clock forwarding interfaces

Power supply noise induced jitter is one of the dominant timing error components in high-speed I/O interfaces. Designing a high-performance, reliable PHY (Physical Design) requires accurate prediction of supply noise jitter and its impact on the overall system, not solely the component level. Clock forwarding interfaces help reduce the impact of supply noise jitter at the system level as the most ...