High Voltage MOSFET Compact Modeling

NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2(2011)

引用 0|浏览1
暂无评分
摘要
This article presents state-of-the-art high-voltage (HV) transistor compact models and new developments. After a short look into the laterally diffused metal-oxide semiconductor (LDMOS) transistor physics, an overview of the main HV transistor compact models is given. HV transistor modeling with BSIM sub-circuits as well as analytical models like EKV HV and HiSIM_HV is discussed in detail.
更多
查看译文
关键词
Compact modeling,LDMOS,LDMOS Sub circuit,EKV-HV,HiSIM_HV,parasitic modeling,1/f noise modeling
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要