Tri-Gate Gan Junction Hemt

This work presents a tri-gate GaN junction high-electron-mobility transistor (JHEMT) concept in which the p-n junction wraps around the AlGaN/GaN fins in the gate region. This tri-gate JHEMT differs from all existing GaN FinFETs and tri-gate HEMTs, as they employ a Schottky or a metal-insulator-semiconductor (MIS) gate stack. A tri-gate GaN JHEMT is fabricated using p-type NiO with the gate metal forming an Ohmic contact to NiO. The device shows minimal hysteresis and a subthreshold slope of 63 +/- 2mV/decade with an on-off current ratio of 10(8). Compared to the tri-gate MISHEMTs fabricated on the same wafer, the tri-gate JHEMTs exhibit higher threshold voltage (V-TH) and achieve positive V-TH without the need for additional AlGaN recess. In addition, this tri-gate JHEMT with a fin width of 60nm achieves a breakdown voltage (BV) > 1500V (defined at the drain current of 1 mu A/mm at zero gate bias) and maintains the high BV with the fin length scaled down to 200nm. In comparison, the tri-gate MISHEMTs with narrower and longer fins show punch-through at high voltages. Moreover, when compared to planar enhancement mode HEMTs, tri-gate JHEMTs show significantly lower channel sheet resistance in the gate region. These results illustrate a stronger channel depletion and electrostatic control in the junction tri-gate compared to the MIS tri-gate and suggest great promise of the tri-gate GaN JHEMTs for both high-voltage power and low-voltage power/digital applications.