Realization of Logic Functions Using Switching Lattices Under a Delay Constraint

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(2021)

引用 0|浏览18
暂无评分
摘要
Switching lattices, consisting of four-terminal switches, present an alternative structure for the realization of Boolean logic functions. Although promising algorithms have been introduced to find a realization of a logic function using a switching lattice with the fewest number of four-terminal switches, the delay of a switching lattice has not been examined yet. In this article, we generate a s...
更多
查看译文
关键词
Lattices,Delays,Logic functions,Switches,Logic gates,Switching circuits
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要