Impact of spacer interface charges on performance and reliability of low temperature transistors for 3D sequential integration
2021 IEEE International Reliability Physics Symposium (IRPS)(2021)
摘要
The impact of interface charges under the gate spacer on FDSOI devices integrated in low temperature process are explored. A great number of traps (~1013/cm2) are identified on the interface between the spacer oxide and the silicon film using Terman's method for interface states characterization. Thanks to electrical characterization and TCAD simulations, it is shown that the trapped charges induc...
更多查看译文
关键词
Temperature measurement,Performance evaluation,Degradation,Solid modeling,Three-dimensional displays,Silicon-on-insulator,Semiconductor process modeling
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要