A 4T2R RRAM Bit Cell for Highly Parallel Ternary Content Addressable Memory

IEEE Transactions on Electron Devices(2021)

引用 18|浏览27
暂无评分
摘要
In this work, we present a four-transistor-two-resistor (4T2R) ternary content addressable memory (TCAM) bit cell based on the resistive memory (RRAM), comprising the conventional two-transistor-two-resistor (2T2R) cell with two additional comparison transistors. It can effectively amplify the match-line signal ratio (ML-ratio), lower the leakage current of the match cell ( 更多
查看译文
关键词
Transistors,Microelectronics,Cams,Switches,Signal to noise ratio,Sensors,SPICE
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要