An Automated and Process-Portable Generator for Phase-Locked Loop

2021 58th ACM/IEEE Design Automation Conference (DAC)(2021)

引用 3|浏览29
暂无评分
摘要
We present a bang-bang phase-locked loop (PLL) generator that encapsulates design methodologies for its circuit blocks and the complete PLL system. The generator is fully automated and parameterized, producing the layout and schematic based on process characterization and top-level specifications. Three 14GHz PLLs are instantiated in TSMC 16nm, GF 14nm and Intel 22nm technologies, demonstrating th...
更多
查看译文
关键词
Phase noise,Semiconductor device measurement,Automatic frequency control,Design automation,Design methodology,Voltage-controlled oscillators,Layout
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要