A 170MHz-Lock-In-Range and-253dB-FoMjitter, 12-to-14.5GHz Subsampling PLL with a 150W Frequency-Disturbance-Correcting Loop Using a Low-Power Unevenly Spaced Edge Generator
2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC)(2020)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要