Origin of Negative Capacitance Transient in Ultrascaled Multidomain Metal-Ferroelectric-Metal Stack and Hysteresis-Free Landau Transistor
IEEE transactions on electron devices(2022)SCI 2区SCI 3区
IIT Roorkee
Abstract
Harnessing the negative capacitance transient (NCT) in ferroelectric (FE) materials is a relatively new concept in nanoelectronics. In this article, a set of coupled equations based on Kirchhoff’s law, electrostatics, and an experimentally validated multidomain Landau–Khalatnikov (MD-LK) equation is used to simulate poly(vinylidene fluoride-co-trifluoroethylene) [P(VDF-TrFE)]-based resistor-metal-FE-metal ( ${R}$ -MFM) series circuit in Synopsys technology computer-aided design. We show that the proposed MD MFM stack’s coercivity is reduced by 80.36%–89% concerning different oxide FEs. Unlike oxide FE-based gate stacks, the P(VDF-TrFE)-based ${R}$ -MFM series circuit can exploit the NCT effect at lower supply voltages ( ${V}_{IN} =0.5$ V), with only 0.14 fJ of energy usage. We show that NCT in an ${R}$ -MFM series circuit originates from the mismatch in switching rate between the metal electrode free charge ( ${Q}_{FE}$ ) and the polarization ( ${P}$ ) in MD MFM during switching. The NC region of the FE thermodynamic energy profile causes the transient mismatch between ${Q}_{FE}$ and ${P}$ . Furthermore, it is validated using a bipolar to unipolar pulsing technique, which confirms that the underlying mechanism of NCT is directly related to ${P}$ switching and not to any extrinsic flaws in the system. The NCT response induced by the ${Q}_{FE}$ and ${P}$ mismatch is justified by its dependence on ${R}$ , viscosity coefficient, ${V}_{IN}$ , and the number of domains ( ${N}$ ). A hysteresis-free MD MFM-gated Landau transistor (LT) with a subthreshold swing (SS) of 26.59 mV/decade, OFF-state current of 8.64 nA/ $\mu \text{m}$ , and a high ON/OFF current switching ratio of $2\times10$ 5 is implemented. Integrating P(VDF-TrFE) as FE material allows SS to reduce by 15.43%–50.76% compared to earlier results. Moreover, the influence of ${N}$ and remanent ${P}$ ( ${P}_{r}$ ) on MD MFM-gated LT switching characteristics is discussed. Finally, an MD MFM-gated LT-based CMOS inverter is implemented for high-speed and low-power digital integrated circuit (IC) applications.
MoreTranslated text
Key words
Ferroelectric(FE),hysteresis,Landau transistor (LT),multidomain,negative capacitance transient (NCT),organic FE
求助PDF
上传PDF
View via Publisher
AI Read Science
AI Summary
AI Summary is the key point extracted automatically understanding the full text of the paper, including the background, methods, results, conclusions, icons and other key content, so that you can get the outline of the paper at a glance.
Example
Background
Key content
Introduction
Methods
Results
Related work
Fund
Key content
- Pretraining has recently greatly promoted the development of natural language processing (NLP)
- We show that M6 outperforms the baselines in multimodal downstream tasks, and the large M6 with 10 parameters can reach a better performance
- We propose a method called M6 that is able to process information of multiple modalities and perform both single-modal and cross-modal understanding and generation
- The model is scaled to large model with 10 billion parameters with sophisticated deployment, and the 10 -parameter M6-large is the largest pretrained model in Chinese
- Experimental results show that our proposed M6 outperforms the baseline in a number of downstream tasks concerning both single modality and multiple modalities We will continue the pretraining of extremely large models by increasing data to explore the limit of its performance
Upload PDF to Generate Summary
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Related Papers
IEEE Open Journal of Ultrasonics, Ferroelectrics, and Frequency Control 2022
被引用6
2022 IEEE Latin American Electron Devices Conference (LAEDC) 2022
被引用2
2022 IEEE International Symposium on Circuits and Systems (ISCAS) 2022
被引用0
SOLID-STATE ELECTRONICS 2023
被引用1
Performance Improvement of Junctionless SOI-MOSFETs by a Superior Depletion Technique
PHYSICA SCRIPTA 2023
被引用1
Data Disclaimer
The page data are from open Internet sources, cooperative publishers and automatic analysis results through AI technology. We do not make any commitments and guarantees for the validity, accuracy, correctness, reliability, completeness and timeliness of the page data. If you have any questions, please contact us by email: report@aminer.cn
Chat Paper
GPU is busy, summary generation fails
Rerequest