A 224-Gb/s PAM4 High-Linearity, Energy-Efficiency Differential to Single-Ended Driver in 130-nm SiGe BiCMOS

2020 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)(2020)

引用 1|浏览9
暂无评分
摘要
This paper presents a reconfigurable high-linearity, energy-efficiency 112-GBaud driver with 4-level pulse amplitude modulation (PAM4) scheme in 130-nm BiCMOS. The proposed driver incorporates a continuous-time linear equalizer (CTLE), a diode-connected emitter follower, a high-pass filter (HPF) and a push-pull amplifier.By tuning the emitter degenerated resistor of the CTLE, the driver can achieve variable gain from -0.6dB to 9.3dB. A wide bandwidth is realized by utilizing an emitter degenerated capacitor. The proposed driver can transfer 224-Gb/s PAM4 eye with an energy efficiency of 0.19-pJ/b from 2.5-V supply.
更多
查看译文
关键词
Driver,224-Gb/s,4-level pulse amplitude modulation (PAM4),Continuous-time linear equalizer (CTLE).
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要