A 24.5–29.5GHz Broadband Parallel-to-Series Combined Compact Doherty Power Amplifier in 28-nm Bulk CMOS for 5G Applications

2021 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)(2021)

引用 10|浏览2
暂无评分
摘要
This paper proposes a parallel-to-series combined Doherty power amplifier (PA) in 28-nm bulk CMOS technology that improves the operation bandwidth and minimizes the die area for the Doherty output network. The two-stage differential Doherty PA shows a saturated output power (P OUT ) of >18.8dBm and a peak power-added efficiency (PAE) of >30% at 27GHz CW. Under the 5G NR 64QAM OFDM signal ( $\text{PAPR} > 10\text{dB}$ ), the PA achieves a linear P OUT of 12.4dBm and an average PAE of 20.2% at an EVM of −25dB. Over the frequency range of 24.5-29.5GHz, the PA exhibits a linear P OUT of >11.2dBm and a PAE of >14.5% $(\text{DE} > 20.8\%)$ . This compact PA IC occupies $640\times 250\mu\mathrm{m}^{2}$ (core).
更多
查看译文
关键词
Doherty,power amplifier,millimeter-wave,28-nm,bulk-CMOS,28GHz,5G,phased-array transceiver
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要