A Sub-100 Fs RMS jitter 20 GHz Fractional- N Analog PLL With a BAW Resonator Based On-Chip 2.5 GHz Reference

Sachin Kalia, Salvatore Finocchiaro,Tolga Dinc,Bichoy Bahr,Ashwin Raghunathan,Gerd Schuppener,Siraj Akhtar,Tobias Fritz,Baher S. Haroun,Benjamin Cook,Swaminathan Sankaran

IEEE Journal of Solid-State Circuits（2022）

引用 4|浏览8

暂无评分

摘要

A 20-GHz fractional- ${N}$ analog phase-locked loop (PLL) leveraging a novel high-speed charge pump (CP) and an on-chip frequency reference is demonstrated. An on-chip fully integrable 2.5-GHz frequency reference using Texas Instrument’s indigenous bulk acoustic wave (BAW) resonator is demonstrated. The low noise high-frequenc...

查看译文

关键词

Phase locked loops,Jitter,Voltage-controlled oscillators,Clocks,System-on-chip,Resonant frequency,Calibration

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要