Gate-Bias Induced Threshold Voltage (V TH) Instability in P-N Junction/AlGaN/GaN HEMT
IEEE Transactions on Electron Devices(2022)
摘要
In this work, we studied the threshold voltage (
${V}_{TH}$
) instability in E-mode p-n junction (PNJ)/AlGaN/GaN high-electron-mobility transistor (HEMT) using pulsed-
${I}/{V}$
measurement and positive bias temperature instability (PBTI) test.
${V}_{TH}$
shifts positively under forward gate bias, which is ascribed to electron trapping in the gate-stack region. Benefiting from the special p-GaN/n-GaN junction, reduced electric field suppresses electron trapping in the PNJ gate, resulting in more stable
${V}_{TH}$
compared with the conventional Schottky-type p-GaN gate. Specifically, less positive threshold voltage shift (
${V}_{TH}$
) is observed under higher temperatures, or after being stressed for a prolonged period with gate bias exceeding 6 V. The decrease in positive
${V}_{TH}$
results from enhanced hole injection and especially hole trapping in the p-GaN/n-GaN interdiffusion region, which compensates for electron trapping and reduces positive
${V}_{TH}$
.
更多查看译文
关键词
Hole trapping,positive bias temperature instability (PBTI),p-GaN gate,p-n junction (PNJ)-high electron-mobility transistor (HEMT),threshold voltage instability
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要