Modeling and Minimization of the Parasitic Capacitances of Single-Layer Toroidal Inductors

IEEE Transactions on Power Electronics(2022)

引用 8|浏览4
暂无评分
摘要
High-frequency power converters need electromagnetic interferences filters using common and differential mode chokes with low parasitic capacitance to comply with the electromagnetic compatibility standards. This article proposes a modeling method of this capacitance and ways to minimize it. The studied components are ring core inductors with magnetic materials considered as perfect conductors or with high permittivity, such as nanocrystalline material and most Mn-Zn ferrite materials. In comparison to other work in the literature, the proposed approach takes into account the curvature of the turn, in addition to the coating of the core and the insulation layer of the wire. The hypotheses, used in this article to simplify the real geometry, are compatible with two-dimensional (2-D) approaches to compute the parasitic interturns and turn–core capacitances. These capacitances are evaluated thanks to the 2-D finite element method. The obtained model allows accurate evaluation of the effect of turn–core space on the parasitic capacitance, and enables to reduce its value with a limited impact on the volume of the magnetic component.
更多
查看译文
关键词
Common-mode chokes,electromagnetic compatibility (EMC),equivalent parallel capacitance (EPC),inductor,modeling,parasitic capacitance
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要