A 20 Gbps PAM4 VCSEL driving ASIC for detector front-end readout
Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment(2022)
摘要
This paper presents the design and the test results of a 20 Gbps 4-level Pulse Amplitude Modulation (PAM4) Vertical Cavity Surface Emitting Laser (VCSEL) driving ASIC fabricated in a 55 nm CMOS technology for detector front-end readout. The PAM4 VCSEL driving ASIC consists of a Least Significant Bit (LSB) channel, a Most Significant Bit (MSB) channel and a novel PAM4-core output driver stage. This PAM4 VCSEL driving ASIC has been integrated in a customized optical module with the VCSEL array, and both the electrical function and the optical performance of the ASIC have been fully evaluated. The optical test results show that the Ratio Level Mismatch (RLM) of 20 Gbps eye diagram is 0.96, the Transmitter Dispersion Eye Closure Quaternary (TDECQ) is 0.63 dB, and the optical modulation amplitude is 761 μW.
更多查看译文
关键词
Front-end electronics for detector readout,PAM4,ASICs
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要