A Pipelined Implementation of the $n$ -mode Tensor-Matrix Multiplication
2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)(2022)
摘要
This paper tackles the design of a pipelined digital architecture supporting the n-mode tensor-matrix product in the fixed-point representation. The solution balances throughput, area, and energy consumption. The design introduces a pipeline to reduce the latency when multiple input tensors should be processed. Experimental tests on Kintex-7 xc7k160tiffv676-2L FPGA confirm that the architecture leads to an efficient digital implementation, which can afford real-time performance on benchmark applications with power consumption lower than 110mW.
更多查看译文
关键词
Tensors,Multidimensional Array,Digital Architectures,Low-Power
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要