A Review of the Gate-All-Around Nanosheet FET Process Opportunities
ELECTRONICS（2022）
摘要
In this paper, the innovations in device design of the gate-all-around (GAA) nanosheet FET are reviewed. These innovations span enablement of multiple threshold voltages and bottom dielectric isolation in addition to impact of channel geometry on the overall device performance. Current scaling challenges for GAA nanosheet FETs are reviewed and discussed. Finally, an analysis of future innovations required to continue scaling nanosheet FETs and future technologies is discussed.
更多查看译文
关键词
gate-all-around nanosheet FETs, multi-Vt offerings, bottom dielectric isolation, power-performance improvement, transistor scaling, Moore's Law
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要