A 130-nm BiCMOS, 2-nV/√Hz Input-Referred Noise Interface Circuit for Multiple Resistive Sensors
IEEE Solid-State Circuits Letters(2022)
摘要
This letter presents a fully analog interface circuit for resistive sensor arrays, fabricated in a 130-nm BiCMOS technology, which, exploiting the same devices for closed-loop sensor biasing and signal read-out, achieves 2-nV/
$\sqrt {\text {Hz}}$
total input-referred noise. The interface circuit can bias the sensors both with a constant voltage (voltage mode) or a constant current (current mode), with an active area of 1 mm 2, achieves 20-MHz bandwidth and less than 2-
$\mu \text{s}$
biasing rise time, consuming 100.3 mW.
更多查看译文
关键词
Analog front-end (AFE),fly height sensor,hard-disk drive (HDD),low-noise interface,resistive sensor
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要