Low Overhead and High Stability Radiation-Hardened Latch for Double/Triple Node Upsets

To tolerate Double Nodes Upset (DNU) and Triple Nodes Upset (TNU), we propose the DNU Tolerant Latch (DNUL) and TNU Tolerant Latch (TNUL) with low overhead and high stability. Both DNUL and TNUL are composed of the looped Input-Split C-Elements (ISCs) and the C-Elements (CEs) at the output level. Based on the robust blocking ability of the ISCs, the simultaneous upset of all inputs of the CE can be blocked. DNUL and TNUL have low overhead with fewer transistors by utilizing the clock-gating and high-speed path technique. Exhaustive HSPICE simulation shows that, in contrast to previous DNU tolerant latches, DNUL is optimal in terms of delay, power consumption and product of delay and power (PDP), but is suboptimal in terms of area overhead. Compared with all alternative structures, TNUL is the best in terms of delay and PDP. Compared to other TNU tolerant latches, TNUL achieves a suboptimal power consumption and area overhead. Variation analysis shows that DNUL and TNUL are insensitive to variations of process, voltage and temperature (PVT).